Floating-Point Logarithm Unit
Project maintainers
Details
Name: fp_log
Created: Jan 5, 2010
Updated: Dec 21, 2010
SVN Updated: Dec 21, 2010
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 0 reported / 0 solved
Created: Jan 5, 2010
Updated: Dec 21, 2010
SVN Updated: Dec 21, 2010
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 0 reported / 0 solved
Star1you like it: star it!
Other project properties
Category:Arithmetic core
Language:VHDL
Development status:Stable
Additional info:
WishBone compliant: No
WishBone version: n/a
License: LGPL
Language:VHDL
Development status:Stable
Additional info:
WishBone compliant: No
WishBone version: n/a
License: LGPL
Description
VHDL implementation of a fast space- and resource-efficient logarithm approximation unit for FPGAs.
The unit is an implementation of the ICSILog algorithm.
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.