VHDL implementation of a component that can be connected to the input port of the Virtex-5 Ethernet MAC Local Link Wrapper and that allows for transmission of IPv4 ethernet packets.
The complete UDP/IP core that uses this component is the UDP/IP Core project.