RiscV rv32im CPU
Project maintainers
Details
Name: kianriscv
Created: Oct 13, 2021
Updated: Oct 14, 2021
SVN: No files checked in
Bugs: 0 reported / 0 solved
Created: Oct 13, 2021
Updated: Oct 14, 2021
SVN: No files checked in
Bugs: 0 reported / 0 solved
Star4you like it: star it!
Other project properties
Category:System on Chip
Language:Verilog
Development status:Stable
Additional info:
WishBone compliant: No
WishBone version: n/a
License: GPL
Language:Verilog
Development status:Stable
Additional info:
WishBone compliant: No
WishBone version: n/a
License: GPL
visit for RiscV rv32im https://github.com/splinedrive/kianRiscV
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.