Created: Feb 8, 2008
Updated: Feb 13, 2009
SVN Updated: Mar 10, 2009
Latest version: download
(might take a bit to start...)
1 reported / 0 solved
Star0you like it: star it!
Other project properties
This ClaiRISC is a soft MCU core which runs PIC 12bits instruction.Compared with PIC16F57 ,This core has the same number of register file while ports and timer are not avilable,but you can map your device register to the REGINSTER_FILE address.It uses about 240LES in ALTERA CYCLONE device.
- The architecture of ClaiRISC is very clair.
- Written with verilog-2001.
- Two stages pipeline.
- Not support interrupt now.
- Each instruction run in one clock except some "test and skip" instructions which run in two clock.
- Synthesized and tested in ALTERA cyclone device at 50MHZ using 240 LES (4%)and works well.
I have no idea if implementing this core will or will not violate
patents, copyrights or cause any other type of lawsuits.
I provide this core "as is", without any warranties. If you decide to
build this core, you are responsible for any legal resolutions, such
as patents and copyrights, and perhaps others ....
THIS SOURCE FILE(S) IS/ARE PROVIDED "AS IS" AND WITHOUT ANY
EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT
LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND
FITNESS FOR A PARTICULAR PURPOSE.
DESCRIPTION: In the name of Leifeng
DESCRIPTION: Architecture of ClaiRISC
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.