A high throughput, 64-stage pipelined implementation of MD5 written in Verilog. Completes one hash per cycle.