OpenCores
Username:
Password:

Remember me
Register

Browse

PCI bridge

Issue List
Cacheline Wrap BURST mode #1
Open tadejm opened this issue about 22 years ago
tadejm commented about 22 years ago

There is supported only Linear Incrementing burst mode. Additional burst mode is Cacheline Wrap mode. Implementing this in FPGA is not so good, since it would make the design much larger. Now unsupported burst mode is broken into single transfers.

Assignee
No one
Labels
Idea
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.