hoc, eyal

Generic AHB matrix

## Description

Generic AHB matrix. It is a multi-master, multi-slave non-blocking AHB matrix with round-robin arbitration. Builds Verilog AHB matrices according to input parameters: master number, slave number, data bits, etc. The source files are written in RobustVerilog, a free RobustVerilog parser can be downloaded from [http://www.provartec.com](http://www.provartec.com)edatools

## Related projects

Generic AHB master stub  
[http://opencores.org](http://opencores.org)project,ahb\_master  
  
Generic AHB slave stub  
[http://opencores.org](http://opencores.org)project,ahb\_slave


<h2 id="description">Description</h2>
<p>Generic AHB matrix. It is a multi-master, multi-slave non-blocking AHB matrix with round-robin arbitration. Builds Verilog AHB matrices according to input parameters: master number, slave number, data bits, etc. The source files are written in RobustVerilog, a free RobustVerilog parser can be downloaded from <a href="http://www.provartec.com" target="_blank">http://www.provartec.com</a>edatools</p>
<h2 id="related-projects">Related projects</h2>
<p>Generic AHB master stub<br />
<a href="http://opencores.org" target="_blank">http://opencores.org</a>project,ahb_master<br />
<br />
Generic AHB slave stub<br />
<a href="http://opencores.org" target="_blank">http://opencores.org</a>project,ahb_slave</p>


Browse

Generic AHB matrix

Project maintainers

Details

Other project properties

Description