Castillo Villar, Javier

Huerta, Pablo

vasiliev

SystemC to Verilog Synthesizable Subset Translator

## Features

\- Full source code  
\- PDF documentation  
\- Written using lex and yacc tools

## Description

The sc2v translator is a software tool that translates a SystemC RT description into a Verilog equivalent one.  
The sc2v translator is based on lex and yacc tools.  
You need lex and yacc installed in order to compile sc2v.  
  
  
This work is given by Universidad Rey Juan Carlos (Spain)  
www.gdhwsw.urjc.es

## Status

\- Version 0.5  
\- TODO: See README File  
  
\- LOOKING FOR CONTRIBUTORS


<h2 id="features">Features</h2>
<p>- Full source code<br />
- PDF documentation<br />
- Written using lex and yacc tools</p>
<h2 id="description">Description</h2>
<p>The sc2v translator is a software tool that translates a SystemC RT description into a Verilog equivalent one.<br />
The sc2v translator is based on lex and yacc tools. <br />
You need lex and yacc installed in order to compile sc2v.<br />
<br />
<br />
This work is given by Universidad Rey Juan Carlos (Spain)<br />
www.gdhwsw.urjc.es</p>
<h2 id="status">Status</h2>
<p>- Version 0.5<br />
- TODO: See README File<br />
<br />
- LOOKING FOR CONTRIBUTORS</p>


Browse

SystemC to Verilog Synthesizable Subset Translator

Project maintainers

Details

Other project properties

Features

Description

Status