SPI Verilog Master & Slave modules

This page contains files uploaded to the old opencores website as well as images and documents intended for use on other pages in this project. If you want to download this project or browse its svn, you can do so at the overview-page.
Simulation Outuput WaveformShowLink2014-03-13 14:49