SPI Verilog Master & Slave modules
News
| Feb 23, 2017 | Planning to speed-up by adding `defines for right/left shift | san, santhosh |
| Mar 6, 2015 | Update for download | san, santhosh |
| Mar 13, 2014 | The clock divider is updated to achieve more speed. | san, santhosh |
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.