OpenCores

SPI Verilog Master & Slave modules :: News

News
Feb 23, 2017Planning to speed-up by adding `defines for right/left shiftsan, santhosh
Mar 6, 2015Update for downloadsan, santhosh
Mar 13, 2014The clock divider is updated to achieve more speed.san, santhosh
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.