SPI Verilog Master & Slave modules
Issue when implementing on Double FPGA #2
Open NULL opened this issue almost 3 years ago
NULL commented almost 3 years ago
when implementing it on double Fpga the outputs from Master and slave aren't transmitting in he correct order.
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.