OpenCores

SPI Verilog Master & Slave modules

Issue List
Issue when implementing on Double FPGA #2
Open NULL opened this issue 5 months ago
NULL commented 5 months ago

when implementing it on double Fpga the outputs from Master and slave aren't transmitting in he correct order.


Assignee
No one
Labels
Bug