Username:
Password:
Remember me
Register
Browse
Projects
Forums
About
Mission
Logos
Community
Statistics
HowTo/FAQ
FAQ
Project
SVN
WISHBONE
EDA Tools
Media
News
Articles
Newsletter
Licensing
Commerce
Shop
Advertise
Jobs
Partners
Maintainers
Contact us
VIterbi_Tx_Rx
Overview
News
Downloads
Bugtracker
Project maintainers
Rathnayake, Sandun
Details
Name: viterb_encoder_and_decoder
Created: Feb 5, 2012
Updated: Feb 23, 2012
SVN Updated: Feb 13, 2012
SVN:
Browse
Latest version:
download
(might take a bit to start...)
Statistics:
View
Bugs:
0 reported / 0 solved
Star
1
you like it: star it!
Other project properties
Category:
Arithmetic core
Language:
Verilog
Development status:
Mature
Additional info:
Design done
,
Specification done
WishBone compliant: No
WishBone version: n/a
License: LGPL
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.