Topic | Replies | Views | Last post |
You need to be logged in to start a topic. Log in to the left or click here to register. |
|
||
Quartus synthesizing results... | 2 | 1420 |
"Quartus synthesizing results..."
by richard Jun 28, 2004 |
SNR Calculation using CADENCE SpectreS tool | 1 | 4037 |
"SNR Calculation using CADENCE SpectreS tool"
by andrew Jun 28, 2004 |
Reed Solomon Encoder IP | 0 | 990 |
"Reed Solomon Encoder IP"
by rajesh_99 Jun 27, 2004 |
Sparatan 2 demo board query | 0 | 1629 |
"Sparatan 2 demo board query"
by TanveerShariff Jun 27, 2004 |
Help Wanted - VHDL Parser Construction | 2 | 1281 |
"Help Wanted - VHDL Parser Construction"
by NicolasBoulay Jun 26, 2004 |
download broken? | 5 | 1254 |
"download broken?"
by bporcella Jun 25, 2004 |
vme core | 1 | 1954 |
"vme core"
by -boggy Jun 24, 2004 |
Firewire | 0 | 1083 |
"Firewire"
by Unmesh Jun 23, 2004 |
fpga.ch | 0 | 1114 |
"fpga.ch"
by RichardKlingler Jun 21, 2004 |
Synthesis assistance required | 4 | 4653 |
"Synthesis assistance required"
by grozzy Jun 20, 2004 |
CAN Controler | 0 | 1025 |
"CAN Controler"
by bozec Jun 17, 2004 |
audio card PCI project | 1 | 1010 |
"audio card PCI project"
by -boggy Jun 12, 2004 |
DPLL Design (sort of) | 2 | 2012 |
"DPLL Design (sort of)"
by JohnSheahan Jun 11, 2004 |
MP3 decoder source code | 0 | 1010 |
"MP3 decoder source code"
by earteaga Jun 7, 2004 |
Newbie : Synthesizable verilog to hspice | 6 | 2372 |
"Newbie : Synthesizable verilog to hspice"
by rajesh_99 Jun 6, 2004 |
![](https://cdn.opencores.org/design/corner.png)
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.