Internal communication bus for FPGA
Project maintainers
Details
Name: soc_auto_vbus
Created: May 19, 2017
Updated: May 19, 2017
SVN Updated: May 19, 2017
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 0 reported / 0 solved
Created: May 19, 2017
Updated: May 19, 2017
SVN Updated: May 19, 2017
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 0 reported / 0 solved
Star1you like it: star it!
Other project properties
Category:System on Chip
Language:VHDL
Development status:Beta
Additional info:
WishBone compliant: No
WishBone version: n/a
License: BSD
Language:VHDL
Development status:Beta
Additional info:
WishBone compliant: No
WishBone version: n/a
License: BSD
Description
Please write a description of the project here. It is used as a MetaTag (search engines looks at this).
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.