- Simulated and ( 16 and 32 ) programmed into a Spartan 3 FPGA
- Synthesised with ISE 10.1
- looking at a generic srl fifo now ise can handle such
Synchronous FIFO's based upon the SRL feature found in Xilinx FPGA's.
Built to be small.
In a Spartan 3, the 8 bit wide , 16 bit deep FIFO utilises
of which 8 are used as SRL, 11 as Logic.
Pure VHDL, no instantiated components, all inferred