OpenCores

Public Profile of Gutschmidt, Jens

Info

Username	fpga_is_funny
Fullname	Gutschmidt, Jens
Email	fpga_is_funny@openco... (@opencores.org)
Country	Switzerland

Projects 3

Starred projects 3

Submitted bugs 9

Open 0

Closed 9

Closed cpu6502_tc - R6502 Processor Soft Core with accurate timing — ALL branches - incorrect timing if a forward branch occurs

Closed cpu6502_tc - R6502 Processor Soft Core with accurate timing — RESET & INTs not generating a SYNC signal

Closed cpu65c02_tc - R65C02 Processor Soft Core with accurate timing — Behavior of "RDI" like 6502 and not effect all cycles

Closed cpu65c02_tc - R65C02 Processor Soft Core with accurate timing — ADC & SBC: Overflow Flag wrongly computet

Closed cpu6502_tc - R6502 Processor Soft Core with accurate timing — ADC & SBC: Overflow Flag wrongly computet

Closed cpu65c02_tc - R65C02 Processor Soft Core with accurate timing — NMI & IRQ works wong

Closed cpu6502_tc - R6502 Processor Soft Core with accurate timing — Signal

Closed cpu65c02_tc - R65C02 Processor Soft Core with accurate timing — BUGS found in interrupt stage

Closed cpu6502_tc - R6502 Processor Soft Core with accurate timing — Incorrect implementation of BRK, IRQ and NMI

Forum posts 3

3 posts in 1 forum

© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.