The main goal on this research work was to provide a compact hardware CLEFIA structure, while still being able to achieve implementations with adequate throughput and performance, even on low cost devices. Two hardware The structure allow for the cipher and decipher computations with all three Key sizes specified in the algorithm, also the key generation.