OpenCores

* NEO430 Processor (MSP430-compatible)

Project maintainers

Details

Name: neo430
Created: Oct 16, 2015
Updated: Nov 22, 2018
SVN Updated: Oct 9, 2019
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 3 reported / 3 solved
Star10you like it: star it!

Other project properties

Category:Processor
Language:VHDL
Development status:Stable
Additional info:Design done, FPGA proven, Specification done
WishBone compliant: Yes
WishBone version: B.4
License: LGPL

Introduction

Welcome to the NEO430 Processor project!

You need a small but still powerful, customizable and microcontroller-like processor system for your next FPGA design? Then the NEO430 is the perfect choice for you!

This processor is based on the Texas Instruments MSP430(TM) ISA and provides 100% compatibility with the original instruction set. The NEO430 is not an MSP430 clone – it is more a complete new implementation from the bottom up. The processor features a very small outline, already implementing standard features like a timer, a watchdog, UART, TWI and SPI serial interfaces, general purpose IO ports, an internal bootloader and of course internal memory for program code and data. All of the peripheral modules are optional – so if you do not need them, you can exclude them from implementation to reduce the size of the system. Any additional modules, which make a more customized system, can be connected via a Wishbone-compatible bus interface. By this, you can built a system, that perfectly fits your needs.

It is up to you to use the NEO430 as stand-alone, configurable and extensible microcontroller, or to include it as controller within a more complex SoC design.

The high-level software development is based on the free TI msp430-gcc compiler tool chain. You can either use Windows or Linux as build environment for your applications – the project comes with build scripts for both worlds. The sw\example folder of this project features several demo programs from which you can start creating your own NEO430 applications.

This project is intended to work "out of the box". Just synthesize the test setup from this project, upload it to your FPGA board of choice (the NEO430 uses a vendor-independent VHDL description) and start exploring the capabilities of the NEO430 processor. Application program generation (and installation) works by executing a single "make" command. Jump to the "Let’s Get It Started" chapter, which provides a lot of guides and tutorials to make your first NEO430 setup run: https://github.com/stnolting/neo430/blob/master/doc/NEO430.pdf

Processor Features

<img src="https://github.com/stnolting/neo430/blob/master/doc/figures/neo430_arch.png" width="500px"/> (optional modules are marked using dashed lines in the figure above)
  • 16-bit open source soft-core microcontroller-like processor system
  • Code-efficient CISC-like instruction capabilities
  • Full support of the original MSP430 instruction set architecture
  • Tool chain based on free TI msp430-gcc compiler
  • Application compilation scripts for Windows Powershell / Windows Subsystem for Linux / native Linux
  • Completely described in behavioral, platform-independent VHDL
  • Fully synchronous design, no latches, no gated clocks
  • Very small outline and high operating frequency
  • Internal DMEN (RAM, for data) and IMEM (RAM or ROM, for code), configurable sizes
  • One external interrupt line
  • Customizable processor hardware configuration:
    • Optional multiplier/divider unit (MULDIV)
    • Optional high-precision timer (TIMER)
    • Optional universal asynchronous receiver and transmitter (UART)
    • Optional serial peripheral interface (SPI)
    • Optional two wire serial interface (TWI)
    • Optional general purpose parallel IO port (GPIO), 16 inputs, 16 outputs, with pin-change interrupt
    • Optional 32-bit Wishbone bus interface adapter (WB32) - including bridges to Avalon(TM) bus and AXI4-Lite(TM)
    • Optional watchdog timer (WDT)
    • Optional cyclic redundancy check unit (CRC16/32)
    • Optional custom functions unit (CFU) for user-defined processor extensions
    • Optional 4 channel PWM controller with 1 to 8 bit resolution (PWM)
    • Optional internal bootloader (2kB ROM) with serial user console and automatic boot from external SPI EEPROM

Differences to TI's Original MSP430(TM) Processors

  • Completely different processor modules with different functionality
  • Up to 48kB instruction memory and 12kB data memory
  • Specific memory map – provided NEO430 linker script and compilation script required
  • Custom binary executable format
  • Just 4 CPU interrupt channels
  • Single clock domain for complete processor
  • Different numbers of instruction execution cycles
  • Only one power-down (sleep) mode
  • Wishbone-compatible interface to attach custom IP
  • Internal bootloader with text interface (via UART serial port)

Implementation Results

Mapping results generated for HW version 0x0300. The full (default) configuration includes all optional processor modules (excluding the CFU), an IMEM size of 4kB and a DMEM size of 2kB. Results generated with Xilinx Vivado 2017.3, Intel Quartus Prime Lite 17.1 and Lattice Radiant 1.0 (Synplify)

Xilinx Artix-7 (XC7A35TICSG324-1L)LUTsFFsBRAMsDSPsf_max*
Full (default) configuration:1006 (5%)952 (2%)2.5 (5%)0 (0%)100 MHz
Minimal configuration (CPU + GPIO):879 (4%)287 (1%)1 (2%)0 (0%)100 MHz
Intel/Altera Cyclone IV (EP4CE22F17C6)LUTsFFsMemory bitsDSPsf_max
Full (default) configuration:1676 (8%)940 (4%)65792 (11%)0 (0%)116 MHz
Minimal configuration (CPU + GPIO):602 (3%)228 (1%)49408 (8%)0 (0%)124 MHz
Lattice iCE40 UltraPlus (iCE40UP5K-SG48I)LUTsFFsEBRsDSPsSRAMsf_max*
Full (default) configuration:2843 (54%)1153 (22%)16 (53%)0 (0%)0 (0%)20 MHz
Minimal configuration (CPU + GPIO):1470 (28%)493 (9%)12 (40%)0 (0%)0 (0%)20 MHz

*) Constrained

Let's Get It Started!

<img src="https://github.com/stnolting/neo430/blob/master/doc/figures/test_setup.jpg" width="400px"/>

Questions?

If you have any questions, bug reports, ideas or if you are facing problems with the NEO430, feel free to drop me a line:

stnolting@gmail.com

Citation

If you are using the NEO430 for some kind of publication, please cite it as follows:

S. Nolting, "The NEO430 Processor", github.com/stnolting/neo430

"MSP430" is a trademark of Texas Instruments Corporation.

"Windows" is a trademark of Microsoft Corporation.

"Virtex", "Artix", "ISE" and "Vivado" are trademarks of Xilinx Inc.

"Cyclone", "Quartus" and "Avalon Bus" are trademarks of Intel Corporation.

"iCE40 UltraPlus" and "Lattice Radiant" are trademarks of Lattice Semiconductor Corporation.

"AXI", "AXI4" and "AXI4-Lite" are trademarks of Arm Holdings plc.

<img src="https://github.com/stnolting/neo430/blob/master/doc/figures/oshw_logo.png" width="100px"/>