OpenCores
Username:
Password:

Remember me
Register

Browse

Public Profile of Doin, Jonny

Info

Usernamejdoin
FullnameDoin, Jonny
Emailjdoin@openco... (@opencores.org)
CountryBrazil
Projects 3
Starred projects 2
Submitted bugs 9
Open 2
Open SPI Master/Slave Interface — state encoding
Open SPI Master/Slave Interface — Documentation
Closed 7
Closed Multiple Switch Debouncer in VHDL — OUT OF RANGE vars
Closed SPI Master/Slave Interface — MISO top-bit preload
Closed SPI Master/Slave Interface — SLAVE Continuous Tranfer
Closed SPI Master/Slave Interface — Verify SLAVE continuous transfer mode
Closed SPI Master/Slave Interface — CPHA='1'
Closed SPI Master/Slave Interface — Verify MISO top speed
Closed SPI Master/Slave Interface — Single clock
Forum posts 51
  • 51 posts in 4 forums
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.