OpenCores
Written in:
Stage:
License:
Wishbone version:

Arithmetic core 43

Prototype board 9

Communication controller 99

Coprocessor 7

Crypto core 26

ProjectFilesStatisticsStatusLicenseWishbone version
AES (Rijndael) IP CoreYesStats
128/192 AESYesStats
Wishbone Compliant
*AESYesStats
Done
OpenCores Certified Project
Others
AES Decryption Core for FPGAYesStats
Done
LGPL
AES SystemVerilog behavioral modelYesStats
Done
LGPL
AES-128 EncryptionYesStats
Done
LGPL
AES128 Hardware TrojanYesStats
LGPL
BTCMiner - Open Source Bitcoin MinerYesStats
GPL
Chip-to-chip authentication with PUF and RSANoStats
Others
csaYesStats
Done
DES/Triple DES IP CoresYesStats
fast AES-128 Encryption only coresYesStats
Others
Galois Counter Mode Advanced Encryption Standard GCM-AESYesStats
Others
GOST 28147-89 YesStats
BSD
gost28147-89YesStats
BSD
high throughput and low area aes coreYesStats
LGPL
HIGHT Crypto CoreYesStats
LGPL
MD5 PipelinedYesStats
Done
LGPL
Present Cipher Encryption CoreYesStats
LGPL
RC4 Pseudo-random stream generatorYesStats
Done
LGPL
RSA_coreNoStats
LGPL
SHA coresYesStats
Done
LGPL
*SHA3 (KECCAK)YesStats
Done
OpenCores Certified Project
Others
Simon CoreYesStats
LGPL
SM3 (Chinese standard Hash) CoreNoStats
LGPL
XTEA Crypto CoreYesStats
LGPL

DSP core 17

ECC core 14

Library 8

ProjectFilesStatisticsStatusLicenseWishbone version
Common Design EnvironmentYesStats
Others
HDL-deflateYesStats
Done
GPL
MyGPUYesStats
Others
open_std_libsNoStats
LGPL
Qaztronic's libraries YesStats
LGPL
Real-time ClockYesStats
Done
Wishbone Compliant
GPL
Srdy-Drdy LibraryYesStats
Done
Others
Versatile libraryYesStats
LGPL

Memory core 28

Other 47

Processor 103

System on Chip 39

System on Module 2

System controller 5

Testing / Verification 18

Video controller 23

Uncategorized 2

ProjectFilesStatisticsStatusLicenseWishbone version
Macroblock Motion DetectionYesStats
simpleUart -Has external filesStats
Has external files