OpenCores

Public Profile of luong, adam

Info

Username	LeungHEX
Fullname	luong, adam
Email	LeungHEX@openco... (@opencores.org)
State	Hong Kong
Country	Hong Kong

Starred projects 1

8/16/32 bit SDRAM Controller

Submitted bugs 20

Open 18

Open BTCMiner - Open Source Bitcoin Miner — Syntax Errors inside "sha_256_pipes2.v file"

Open SPI Verilog Master & Slave modules — Issue when implementing on Double FPGA

Open SHA3 (KECCAK) — SHA 3-512: This verilog code is not providing correct Hash code. Request for Correct Hash Code

Open CPU Lecture — Compiled Code to Manipulate Array Breaks CPU

Open AES — AES Decryption

Open PCI bridge — PCI bridge license

Open CAN Protocol Controller — CAN protocol controller license

Open Next186 SoC PC — Some enhancements

Open Simple UART for FPGA — Tx Doubled First Byte

Open MC6803/6801 CPU — Undocumented opcode support

Open 1G eth UDP / IP Stack — IPv4_RX.vhd erroneously accepts if any part of IP address is 0xff

Open Attiny Atmega Xmega core — PULLUP seems to be not defined

Open Basic RSA Encryption Engine — Download and browse fail

Open AES — AES Code

Open NanoBlaze: the expandable processor — Syntax error - file nanoProcessor

Open SHA3 (KECCAK) — Hash not work correctly as SHA3-512

Open System09 — Download Link is Broken (Case Sensitive, should be System09 not system09)

Open SPI Master/Slave Interface — i need more than one slave select wt modification should be done ?

Closed 2

Closed FT816Float - Floating point accelerator — module vtdl missing ?

Closed RV01 RISC-V core — pkg missing

© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.