Username:
Password:
Remember me
Register
Browse
Projects
Forums
About
Mission
Logos
Community
Statistics
HowTo/FAQ
FAQ
Project
SVN
WISHBONE
EDA Tools
Media
News
Articles
Newsletter
Licensing
Commerce
Shop
Advertise
Jobs
Partners
Maintainers
Contact us
Written in:
Any language
VHDL
Verilog & VHDL
Verilog
SystemC
Bluespec
C/C++
Other
Stage:
Any stage
Planning
Mature
Alpha
Beta
Stable
License:
Any license
GPL
LGPL
BSD
CERN-OHL-S
CERN-OHL-L
CERN-OHL2-P
Others
Wishbone version:
Any version
B.3
B.4
ASIC proven
Design done
FPGA proven
Specification done
OpenCores Certified
Arithmetic core
119
Prototype board
42
Communication controller
221
Coprocessor
11
Crypto core
81
DSP core
49
ECC core
24
Library
21
Memory core
51
Other
124
Processor
227
System on Chip
86
System on Module
2
System controller
21
Testing / Verification
37
Video controller
50
Uncategorized
94
Project
Files
Statistics
Status
License
Wishbone version
AcNN
Stats
LGPL
AHB ARBITER
Stats
ALU with selectable inputs and outputs
Stats
BRISC microprocessor
Stats
Cereon
Stats
CLAW: A two way multithreaded (8 threads) VLIW Processor
Stats
Cores for generating clocks
Stats
LGPL
Dallas one-wire protocol with a DS1821 top level demo
Stats
eMotion NEMO Implementation
Stats
FastAES
Stats
fft_32
Stats
FIR-Gen
Stats
Fix-Point Cordic Engine
Stats
floating point adder/subtractor
Stats
Floating Point Square Root
Stats
Floppy Drive Controller
Stats
FPGA Based PWM Inverter
Stats
FSL 2 Serial Peripheral
Stats
Function Generator
Stats
Generic AHB Master
Stats
Others
High speed adder for large bit size computation
Stats
I2C slave for data transfer
Stats
intel 8031
Stats
LGPL
JPEG Decoder
Stats
KCPSM3 Maskable Interrupt
Stats
ldpc
Stats
Light Uart
Stats
LPC(Low Pin Count) controller and peripherals
Stats
LWMIPS
Stats
Macroblock Motion Detection
Stats
Manchester Encoder / Decoder
Stats
Matrix Determinant Processor
Stats
mcu
Stats
MD5 Hash Core RFC 1321
Stats
mil std 1553b
Stats
Mini-ACEX1K
Stats
mips single cycle microprocessor
Stats
MPEG-4 Video Coding
Stats
Multiplierless 64 point FFT Processor
Stats
NeoT
Stats
ngocminh
Stats
nonrestoringsquareroot
Stats
NorthBridge (PPC)
Stats
ntsc video encoder
Stats
LGPL
ocmips
Stats
Omega CPU - Alpha like clone
Stats
OPB-compatible PS/2 Keyboard Controller
Stats
OPB-compatible UDP transceiver
Stats
open 1394 intellectual property
Stats
openCPU 67-80-85
Stats
OpenTech Cd-rom
Stats
Packet Filter
Stats
PCI to IDE Controller core
Stats
Performance counter for Microblaze
Stats
Pipelined 8-point DCT
Stats
pnctl
Stats
Profibus
Stats
Programmable DCT Accelarator with 16 bit Microcontroller
Stats
PWM with dithering
Stats
Others
rc5
Stats
RISC CPU (DLX) in SystemC
Stats
SCSI Interface
Stats
SDR SDRAM Controller
Stats
sdram control core
Stats
sdram_ctrl
Stats
SEAnb
Stats
serpent_core
Stats
Simple Interruput Controller Core
Stats
simpleUart -
Stats
Single cycle multiply accumulate block
Stats
slave vme bridge
Stats
smallARM
Stats
SPI-Slave
Stats
SPORT Interface implementation in VHDL for Winbond Micro controller
Stats
STS-1 soft core
Stats
Subtractive / Additive Synthesizer
Stats
svmac
Stats
SystemC CORDIC
Stats
thocon
Stats
tindy lattic fpga project for dlp
Stats
transmitter
Stats
Trapezoidal Shaper
Stats
ultravec
Stats
Verilog Rijndael (AES) Implementation
Stats
VHDL MD5 Hash Core (Complete)
Stats
VHDL wavefile package
Stats
Viterbi Decoder
Stats
Viterbi Decoder
Stats
Viterbi Decoder (K=7, G=(171, 133))
Stats
VoIP Smart IP Phone SI-160
Stats
Wishbone to NPI core
Stats
wishbone_checker
Stats
X.25 interface core
Stats
ZAP
Stats
Others
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.